# Cost and Performance Effective Solution for 3D ASIC and Memory Integration



Li Li Cisco Systems, Inc. IEEE 64<sup>th</sup> ECTC – Orlando, FL, USA

May 27–30, 2014

### Introduction – Insatiable Need for Bandwidth

- By 2018, there will be 10 billion mobile devices and connections





## **Internet of Everything – Next Big Thing**

...By connecting People, Process, Data and Things

People

Connecting people in more relevant, valuable ways



Leveraging data into more useful information for decision-making



#### Process

Delivering the right information to the right person (or machine) at the right time

### Things

Physical devices and objects connected to the Internet and each other for intelligent decision-making; often called Internet of Things (IoT)



......

CISCO

### **Network Applications**



## **System Implications**

- Performance
  - Aggregated bandwidth of the NPU package needs to scale with system throughput requirements
  - "Sea of Memory"
- Pins
  - Package size and terminal pitch have been roughly flat
  - Number of I/O pins are limited
  - DDR memory data rate is not keeping with application needs
- Power
  - Total system-level power budget has been relatively flat
  - Customers expect 2X improvement in performance/watt

### 3D Integration can address system level challenges with Performance, Power and Pins

"Sea of Memory" → "Stacks of Memory"



....

### 2.5D / 3D System Integration

FCAMP	2.5D MCM-TSV	3D SiP-TSV
<ul> <li>Single bare ASIC die</li> <li>Packaged memory devices</li> <li>Large package substrate size to include many components</li> <li>High thermal performance</li> </ul>	<ul> <li>Multiple bare dice on one side of the interposer with TSV</li> <li>Higher wiring density</li> <li>Optimized thermal performance</li> </ul>	Multiple bare dice on both sides of the interposer with TSV Higher IC integration Higher wiring density Short, direct interconnect
Wiring density limited by the build-up technology	Interposer size is often limited to 26 mm x 32 mm	May require trade-off between performance and power
In production	In development	In development
	ASIC 20 x 20 mm DRAM 10 x 10 DRAM 10 x 10	Micro-bump ASIC Silicon Package Substrate
te 64th Electronic Components and Technology Conference		CISC
EE 64th ECTC – Orlando, FL, USA	LiLi	May 27 – 30, 2014

6

## **Si-Interposer Manufacturing & Supply Flows**

### "Foundry Process"





### **Emerging High Performance Memory**





 $\mathbf{O}$ 

### Assembly and Packaging for 3D SiP Modules



"Cost and Performance Effective Silicon Interposer and Vertical Interconnect for 3D ASIC and Memory Integration", Session 31: PoP, SiP, and Die Stacking, Friday, May 30, 2014, 1:30 PM - 5:10 PM



- The insatiable needs for bandwidth has huge implications on the next gen network systems.
- 2.5D / 3D ASIC and Memory integration is promising and has high potentials to address some of the challenges seen.
- To enable 2.5D / 3D ASIC and Memory integration, a completed supply chain ecosystem / platform is needed.
- In addition to the development in memory components and interposers, driving innovations across the boundaries of suppliers should be encouraged.



IEEE 64th ECTC – Orlando, FL, USA